Investigative Ophthalmology & Visual Science Cover Image for Volume 65, Issue 7
June 2024
Volume 65, Issue 7
Open Access
ARVO Annual Meeting Abstract  |   June 2024
Embedded CPU-GPU pupil tracking for eye motion stabilization
Author Affiliations & Notes
  • Bartlomiej Kowalski
    Ophthalmology, Stanford University, Palo Alto, California, United States
  • Eric P. Martz
    Ophthalmology, Stanford University, Palo Alto, California, United States
  • Alfredo Dubra
    Ophthalmology, Stanford University, Palo Alto, California, United States
  • Footnotes
    Commercial Relationships   Bartlomiej Kowalski Meta Platforms Inc., Code C (Consultant/Contractor); Eric Martz None; Alfredo Dubra None
  • Footnotes
    Support  Research to Prevent Blindness (Departmental award); National Eye Institute (P30EY026877, R01EY031360, R01EY032147, R01EY032669, R01EY033475).
Investigative Ophthalmology & Visual Science June 2024, Vol.65, 3401. doi:
  • Views
  • Share
  • Tools
    • Alerts
      ×
      This feature is available to authenticated users only.
      Sign In or Create an Account ×
    • Get Citation

      Bartlomiej Kowalski, Eric P. Martz, Alfredo Dubra; Embedded CPU-GPU pupil tracking for eye motion stabilization. Invest. Ophthalmol. Vis. Sci. 2024;65(7):3401.

      Download citation file:


      © ARVO (1962-2015); The Authors (2016-present)

      ×
  • Supplements
Abstract

Purpose : Embedded computing systems with CPU and GPU shared memory can deliver a new generation of real-time algorithms by exploiting the advantages of both processor types in data processing pipelines. This technology is particularly promising for ophthalmic instrumentation due to its low cost and small footprint, high-level compiled and interpreted programming languages. Here we demonstrate pupil tracking in two such systems, for eventual real-time optical compensation of involuntary eye movement in scanning ophthalmoscopes.

Methods : Pupil trackers were built using embedded computers Jetson Xavier AGX and Jetson Orin Nano, both by Nvidia (Santa Clara, CA, USA), running the operating system Linux Ubuntu 20.04. Two cameras with USB interface, BFS-U3-20S4M-C by Teledyne-FLIR (Wilsonville, Oregon, USA), and acA640-750um by Basler AG (Ahrensburg, Germany), were tested in a custom Scheimpflug off-axis optical setup with two 940 nm light emitting diodes for illumination. The off-axis optical setup facilitates integration with existing ophthalmoscopes, while the use of 940 nm illumination mitigates photoreceptor responses for compatibility with psychophysical experiments and functional retinal imaging. A Python application with C++ modules was developed for real time tracking of pupil location, size and orientation, using previously described algorithms (PMCID: PMC8548015).

Results : The camera application programming interfaces (APIs) allow image access only after frames are fully downloaded to RAM, forcing sequential, as opposed to overlapping, image download and processing. This results in longer total latencies when compared with those from an FPGA-CPU computing platform (PMCID: PMC8548015) performing the same exact calculations (see Table 1). The new computing hardware parallel calculations without having to copy data between processor-specific RAM, reduces calculation times of operations such as filtering manyfold.

Conclusions : Computing platforms ($1,000 AGX and $500 Nano) lower in cost than a previous FPGA + CPU combination ($8,000), and cameras with USB interface were evaluated. Despite the total pupil tracking latency being limited by the camera APIs, 2-3 ms latency was achieved, with potential for reducing calculation times with further algorithm optimization.

This abstract was presented at the 2024 ARVO Annual Meeting, held in Seattle, WA, May 5-9, 2024.

 

Pupil tracking latency due to download time from camera to computing hardware RAM and calculation time. Note that FPGA + CPU download and calculation operations overlap in time.

Pupil tracking latency due to download time from camera to computing hardware RAM and calculation time. Note that FPGA + CPU download and calculation operations overlap in time.

×
×

This PDF is available to Subscribers Only

Sign in or purchase a subscription to access this content. ×

You must be signed into an individual account to use this feature.

×